

## Control of the Unintentional Doping in Epitaxial Graphene FETs

K. Tahy<sup>1</sup>, W. S. Hwang<sup>1</sup>, J.L. Tedesco<sup>2</sup>, R.L. Myers-Ward<sup>2</sup>, P.M. Campbell<sup>2</sup>, C.R. Eddy<sup>2</sup> Jr.,  
D.K. Gaskill<sup>2</sup>, H. Xing<sup>1</sup>, A. C. Seabaugh<sup>1</sup>, and D. Jena<sup>1</sup>

<sup>1</sup>Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556, USA

<sup>2</sup>U.S. Naval Research Laboratory, Washington, DC 20375, USA

[ktahy@nd.edu](mailto:ktahy@nd.edu)

The transport properties of graphene with saturation currents as high as 2.0 A/mm and electron mobilities of 15 000 cm<sup>2</sup>/Vs [1] place this material in the limelight as an attractive candidate of next-generation nanoelectronic devices. The widely observed high carrier mobility naturally focuses our attention towards high frequency performance of graphene based devices. Gigahertz operation of exfoliated [2] and epitaxial [3] graphene FETs has been reported showing cut-off frequency up to 170 GHz [4]. A common trend [3] for these top gated epitaxial graphene FETs that they are highly n-type doped so switching them off is a difficulty. While it is not necessary a problem for analog applications, graphene could offer mixed analog/digital integration with an ease, and for digital transistors a low leakage off state is a necessity. For that purpose devices with close to intrinsic doping have to be fabricated. Here we present the study of the effect of different high- $\kappa$  oxides and gate metals on the doping level of epitaxially grown graphene on SiC substrates.

Epitaxial graphene was grown on Si-face 6H-SiC. The epitaxial film may consist of double layer parts especially where the underlying SiC substrate has steps. According to AFM characterization and Raman measurements the graphene thickness is 1-2 layers in average over the wafer. A recent study has shown [5] that while double-layer graphene may be present in the immediate vicinity of the steps, it represents only a small perturbation to the normal linear dispersion relationship expected for single-layer graphene. To form FETs we patterned the graphene by e-beam lithography using HSQ and etched it in O<sub>2</sub> plasma. In terms of the gate oxide we fabricated two samples for comparison one with ~20 nm spin-on HSQ and another without it. Both got a 20 nm thick atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> film. E-beam evaporated Cr/Au contacts were lastly deposited to form field-effect transistors (FETs). Hall measurements reveal  $\mu \sim 500 - 600$  cm<sup>2</sup>/Vs throughout the sample, showing smooth variation and better performance in the middle of the wafer. The DC output characteristics of the devices were linear up to 5 V and slightly sub-linear at higher biases. The drain current had relatively weak ( $\sim 1.5x - 3x$ ) gate dependence as we swept the gate voltage between  $\pm 10$  V. We performed a broader study to characterize the effect of the oxides and for that we used a more simple structure: 1x1 cm samples with metal contacts in the corners. Our conjecture was that a component of the high n-type doping are the states on the graphene/oxide interface. To test this we tried several materials (SiO<sub>2</sub>, HSQ, Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>) deposited by different methods (e-beam evaporation, ALD, spin-coat). Another reason for the doping can be the polar nature of the oxide, what we tested by deposited a second layer of highly polar oxide after the surface layer.


We find that all the tested oxides introduced n-type doping. The quantity of the doping shows correlation to the dielectric constant of the oxides. By removing the oxide the initial doping can be restored. In case if we deposited a high- $\kappa$  oxide on the top of the low- $\kappa$  oxide the n-type doping increased further. High temperature annealing can increase crystallinity of the oxide therefore decrease trapped charge density. We experienced some improvement in case of 600 °C rapid thermal annealing (RTA) but the quick thermal expansion introduced cracks in the oxide.

Our experiment showed that the unwanted doping effect can be minimized by utilizing certain oxide stacks, but intrinsic or p-type doping was not achieved. Growing on lightly p-doped SiC wafer or the use of a polymer surface layer can be a solution and it will be the subject of our further investigation.


**References**

- [1] A. K. Geim *et al*, Nat. Mat., **6** (2007)183-191.
- [2] Y-M. Lin *et al*, Nano Lett. **9** (2009) 422–426.
- [3] J. S. Moon *et al*, IEEE EDL, **30** (2009) 650.
- [4] Ph. Avouris *et al*, IEEE IEDM (2010) 552.
- [5] J. M. B. Lopes dos Santos, *et al*, Phys. Rev. Lett. **99** (2007) 256802.


**Figures**




**Figure 1.** Doping effect of the high-κ top gate dielectric deposition in case of an exfoliated graphene FET on SiO<sub>2</sub>. The FET has heavy p-type doping before high-κ deposition, the Dirac point is at some voltage higher than +50 V. After 20 nm ALD Al<sub>2</sub>O<sub>3</sub> deposition the position of the Dirac point decreased by more than 100 V. It corresponds to more than  $-7 \cdot 10^{12} \text{ cm}^{-2}$  change in the carrier concentration at a given bias.



**Figure 2.** SEM micrograph of graphene on SiC. The cracks on the graphene are caused by the 600 °C rapid thermal annealing of the HSQ mask. Even though RTA can be beneficial to handle the unintentional doping of graphene the structural failure of the oxide excludes it as a useful tool in processing.




**Figure 3.** Optical image (a) and schematic cross-section (b) of a processed graphene FET on SiC optimized for RF amplification.



	R <sub>s</sub> (kOhm/□)	μ (cm <sup>2</sup> /Vs)	doping (10 <sup>12</sup> cm <sup>-2</sup> )
Base value	1.0	1040	-2.1
Oxide stack 1			
5 nm ebeam evaporated	0.86	930	-7.8
+10 nm ALD Al <sub>2</sub> O <sub>3</sub>	0.82	944	-8
Oxide stack 2			
5 nm ebeam evaporated	13.7	185	-2.4
+10 nm ALD Al <sub>2</sub> O <sub>3</sub>	2.1	459	-6.3
Oxide stack 3			
HSQ coating (not exposed)	3.9	702	-2.2
+10 nm ALD Al <sub>2</sub> O <sub>3</sub>	3.9	634	-2.5
Oxide stack 4			
HMDS	N/A		
+ 5 nm ALD Al <sub>2</sub> O <sub>3</sub>	2.0	307	-9.9

**Figure 4.** Change of the carrier concentration in case of different oxide stacks. The dashed line shows the initial doping of the sample. None of them provide lower n-type doping concentration than the original doping of the sample. Further high-κ oxide deposition added extra doping. The table shows the data in detail corresponding to the different oxide stacks.



(a)	R <sub>s</sub> (kOhm/□)	μ (cm <sup>2</sup> /Vs)	doping (10 <sup>12</sup> cm <sup>-2</sup> )
HSQ coating (not exposed)	6.2	907	-1.1
+20 nm ALD Al <sub>2</sub> O <sub>3</sub>	3.4	636	-2.8
RTA, 400 °C, 1 min	2.3	555	-4.8
RTA, 500 °C, 1 min	1.9	520	-6.2
RTA, 600 °C, 1 min	2.7	495	-4.6

(b)	R <sub>s</sub> (kOhm/□)	μ (cm <sup>2</sup> /Vs)	doping (10 <sup>12</sup> cm <sup>-2</sup> )
HSQ coating (not exposed)	3.5	474	-3.7
+20 nm ALD HfO <sub>2</sub>	0.7	515	-17.2
RTA, 400 °C, 1 min	0.8	483	-16.2
RTA, 500 °C, 1 min	1.4	462	-9.5
RTA, 600 °C, 1 min	3.3	418	-4.4

**Figure 5.** Change of the carrier concentration in case of HSQ + high-κ oxide stacks and the effect of RTA. The dashed line shows the initial doping of the sample. (a) HSQ + Al<sub>2</sub>O<sub>3</sub> oxide stack. The RTA continuously increases the doping. (b) HSQ + HfO<sub>2</sub> oxide stack. The highly polar HfO<sub>2</sub> heavily increases the n-type doping but the RTA continuously decreases it. The tables are showing the details of the process.